Abstract-The SoC design cost is not only dependent on implementation and manufacturing techniques, but also on the used methodologies and design tools. Transaction level modelling (TLM) is among the most promising electronic system level (ESL) design methodology. Recently, TLM-2 library places de facto SystemC as a standard when writing transaction level (TL) models. A TLM-2 based models and especially those using approximately-timed time coding style are very challenging to develop. In this paper, we expose techniques to write wellstructured and modular TL models. These techniques bring up more elaborated semantics useful to automate model generation in the context of model-driven design methodology.
INTRODUCTION
Over the years, a race is set to elevate the levels of abstraction of systems on chip descriptions to cope with their incessant rise in complexity. This gives birth to a new field of research called Electronic System Level (ESL). Nowadays Transaction Level modelling (TLM) is among the most promising ESL methodology. Transaction level (TL) models are distinguished from register-transfer level (RTL) models by using neither clock nor signals. The designer describes the communication behavior of a module using function calls that define a set of transactions over a set of channels. Verification, architecture exploration or early stage software development and validation are the main use cases of these models [1] [2] [3] [4] [5] [6] [7] .
TLM as a concept is not tied to one language, but nowadays, TLM-2 library become a standard when writing TL models [8] [9] [10] . The Interoperability is the main value of this library. It is achieved by defining transactions using core interfaces (blocking, non-blocking and direct memory interfaces) between an initiator's socket and a target's socket. This establishes a transactional interconnection in which the data passing is carried in the generic payload (GP) format defining standards slots for the information's attributes. The library defines a set of phases that mark the beginning and the end of a request-response and defines a base protocol (BP) that enumerates rules to establish valid sequences between the initiator and the target. TLM-2 library offers resources to write TL models in two coding styles that correspond to two timing granularities: loosely-timed (LT) and approximately-timed (AT). The LT coding style delimits each transaction with two timing points, marking the start and the end of the transaction. While the AT coding style breaks a transaction down into multiple phases, with explicit timing points marking the transition between phases.
In this paper we put our expertise in TLM by detailing a coherent and a clear structure for the LT and the AT models. We depict several methods involved in communication and specify their interactions. This in order to automate the generation of partial implementation.
The rest of this paper is organized as follows. Section 2 provides works related to TL model elaboration. Sections 3 resumes our TL models' structuring proposal. Section 4 and 5 focus on TL models using AT coding style. Finally, section 6 concludes the paper.
II. MOTIVATION AND RELATED WORKS
With our experience in developing TL models we can make two essential remarks. On the one hand, we note that the number of line codes easily reaches a few tens of thousands even if the TL model contains only one processor, a memory module and two or three hardware modules interconnected with shared bus. Such model is not easy to write and take a lot of time to debug since it is written manually from scratch and the development environment is very rudimentary: a text editor, a command line compiler and a classic debugger.
On the another hand, we remark that as the TL model is organized as its source code contains repeatable and/or predictable parts. We believe that a dedicated tool could generate them from a schematic representation for example. A graphical user interface will be, certainly more ergonomic than the poor and conventional general-purpose programming environment. It will considerably reduce the efforts of coding and debugging. Moreover, it will facilitate the modules' interconnection and the model's verification.
One can argue that an industrial electronic design automation (EDA) tool should do the job. For example, in [11] the authors expose the capabilities of the Vista Model Builder tool. It enables developers to express their designs in terms of general purpose graphical programming representations, such as state machines and structure diagrams, Models generated by this tool, decouple functionality, power and timing from each other, in order to maintain a single behavioral description throughout the design flow. More details are given in [3] and the authors show up that the Mentor tool is very exciting, but elaborate custom model with Vista is not obvious.
Another promising approach to address the non-stoppable complexity, is the model-driven engineering (MDE) called also model-driven design (MDD). It combines the following:
• models written with UML, UML profiles (UML customizations) or domain-specific modeling languages that formalize the application structure, behavior, and requirements.
• Transformation engines and generators that analyze certain aspects of models and then synthesize various types of artifacts, such as source code, simulation inputs, XML deployment descriptions, or alternative model representations.
MDE appeared for about ten years and mainly focused on software development for specific application domains such as telecom, aerospace, healthcare, insurance and biology [12] [13] [14] [15] [16] [17] [18] [19] [26] [27] [28] [29] [30] . Meanwhile, numerous works, such as in [20] [21] [22] [23] [24] , were made to adopt the MDE approach to the embedded systems and system-on-chip design. The key points of success of MDE approach is that the syntax and semantics of used models are clearly defined. Moreover, MDE tools impose domain-specific constraints and perform model checking that can detect and prevent many errors early in the life cycle.
In [14] , the authors propose customizable templates named system function templates (SFT) and application template for TL models. These templates represent typical system structures and are automatically generated by a house made tool named TL_Platform Creator. MDE Approach and TL_Platform are the closest to our work, since automatic generation of TL models is a major motivation for us.
III. OVERVIEW OF OUR TL MODELS' STRUCTURING PROPOSAL
This section exposes key ideas that we used to structure our TL models.
A. Structuring the module's object classe
In TL models, a module may be a target, an initiator, or alternatively a target and an initiator. It may have one or multiple sockets.
In our proposal, we decompose a module into two parts: a core and a wrapper to get separate communication and functionality in a given functional unit (initiator or target). The core implements the functionality while the wrapper handles the communication with the other functional entities. The class diagram of this organization is shown into Fig. 1 Class MyInitiator and class InitiatorCore represents respectively the initiator's wrapper and the initiator's core. MyInitiator inherits from two classes: sc_module and tlm::tlm_bw_transport_if<>. The last class is used to set the public member "socket" as an initiator socket instance. A Similar hierarchy is used for the target side. We made the association between a core and its wrapper by binding the wrapper's pointer to the core using the attribute "InitiatorCore instance". This solution avoids the use of additional SystemC objects to bind a wrapper to a core; objects such as ports or FIFOs might distort the model performances. In addition, by binding the wrapper's pointers to their respective cores, will make wrappers the only SystemC modules visible at the top level of the model.
The separation between communication and functionality can be easily extended to an autonomous module that is a module with a target socket and an initiator socket, and so it acts alternatively as initiator or as a target. Hardware acceleration modules are the typical case of such module. Fig.  2 shows the class diagram of such module. An additional thread implemented in the core will ensure the role of switching between initiator and target "mode". This thread implements a finite state machine. 
B. Definition of additional methods
When using TLM-2 library, the designer can choose or mix loosely-timed (LT) coding style or approximately-timed (AT) coding style. In the case of LT coding style, the designer models communications by the relative easy-use of blocking transport. In an initiator module, the core asks, whenever is needed, for services to the wrapper through method calls. We named these proposed methods "R/W methods". All R/W methods must have a Boolean return that the core uses to make decision about the next functionality to be executed. In the target side, the wrapper implements the b_transport method, which requests access to a resource in the core. We named such called method "Access method". The designer must define an enumerated type as a return value of the Access method. According to these defined values, the designer adjusts the response status and the delay annotation in b_transport body before return. Special care must be given in cases where the Access method has triggered any computation in the target's core.
When the designer writes a TL model with AT coding style, the separation of concern introduced into the previous subsection remains mandatory but here the R/W methods are slightly modified to handle non-blocking communication. The use of the AT coding style constrains the model to keep track of payloads. TLM-2.0 provides a tlm_mm_interface class for memory management. The designer must define a subclass that inherits tlm_mm_interface and implements at least the free method. In addition, the AT coding style imposes the use of the TLM base protocol (BP). This protocol defines a complete sequence as follows: (BEGIN_REQ END_REQ BEGIN_RESP END_RESP). Thus we divide the transaction into six methods: R/W methods, nb_transport_bw and end_response_method implemented in the initiator's wrapper, and end_request_method, begin_response_method and nb_transport_fw implemented in the target's wrapper. As recommended in TLM-2 manual, we use the payload event queue (PEQ) to manage the exchange of payloads between the proposed methods. Payloads are injected into a PEQ with a delay annotation and then they emerge from the PEQ at a time calculated from the current simulation time plus the annotated delay. End_response_method, end_request_method and begin_response_method are made sensitive respectively to m_end_response_PEQ, m_request_PEQ and m_response_PEQ. Fig. 3 resumes all proposed methods.
IV. PRELIMINARY BP ANALYSIS
In Addition to the complete sequence, the BP defines several valid sequences that omit some phases. Our preliminary analysis of the basic protocol is based on the phase diagram shown in Fig. 4 . We refer to each method call by Ai where i {1,2,3,4}. This index marks the phase of the transaction after calling a TLM-2 non-blocking interface. The values 1, 2, 3 and 4 mark respectively BEGIN_REQ, END_REQ, BEGIN_RESP and END_RESP. We used the index value 0 to mark the beginning of the transaction. The index values 4 and 5 denote the end of a transaction. The value 5 indicates that the return value is TLM_COMPLETED. Rij refers to the call returns: indexes i and j refer respectively to the call phase and the return phase. • A valid sequence must begin with a call A1;
• A valid sequence is an alternation between a call and a call return with the respect the precedence rules imposed by the complete sequence
• A valid sequence must end by Ri4 or Ri5. In the two previous sections we have shown that the structuring of the models, that is to say the class diagrams and the implementation of the different methods, is an essential step for the automatic code generation. The preliminary study of the base protocol also shows that the input information will evidently be one of the fifteen phase diagrams of the Fig 5. In this section we will detail what temporal constraints are concerned in each associated temporal constraints graphs and how to insert them into the proposed methods. We must keep in mind that the designer may not "master" the behavior of all system's components, especially when he integrates third party TL modules in his design.
The base protocol involves three timing constraints, two are set by the target and only one is set by the initiator. The target sets the request_accept_delay: it is the minimum time that the initiator must comply before sending another request. It separates BEGIN_REQ and END_REQ. Suppose we have a transaction with write command, and then BEGIN_REQ marks the moment when the data is ready to be transferred from the initiator to the target. Thus, it marks the moment of sending the first byte. It is then natural that the target will delay END_REQ until it receives the last byte. Nevertheless, according to BP rules, the target is not obliged to notify END_REQ, it may skip this phase to go directly notify the BEGIN_RESP. In this case, the target sets the latency: it is the delay between BEGIN_REQ and BEGIN_RESP. It is the minimum time required for the target to react to the requested order. If the target has already notified the END_REQ, it can delay the BEGIN_RESP with a read_delay or write_delay Therefore, we can say that: <target> latency=<target>request_accept_delay+<target> delay
The initiator configures a single time constraint called response_accept_delay: it separates BEGIN_RESP and END_RESP. To understand the meaning of this delay, consider a transaction with read command. BEGIN_RESP marks the moment when the data is made available to the initiator. This is, also, the moment when the first byte starting to transit to the initiator. Therefore, the initiator notifies the end of the response when receiving the last byte. Of course, relying on the BP's rules, this is not an obligation. Fig. 6 and Fig. 7 give code details of the eight sequences
The sequence N° 1 represents the complete sequence. In this case, all methods are mandatory. The request_accept_delay delays end_request_method against R/W method and so against nb_transport_fw. This later annotates request_accept_delay when the transaction is injected in m_end_request_PEQ. This PEQ is in the list of sensitivity of end_request_method. In turn, end_request_method annotates read or write delay when the transaction is injected in m_response_PEQ. In the initiator side, it is nb_transport_bw that annotates response_accept_delay when the transaction is injected in m_end_response_PEQ. Finally, it is end_response_method that makes the second call of nb_transport_fw and then restores the transaction object to the memory manager.
Sequence N° 2 is similar to Sequence N° 1, but here no need to end_response_method and it is begin_response_method that restores the transaction object to the memory manager.
In sequence N°4, target omits the end request phase and starts directly the response phase. The target, then, injects payload in m_response_PEQ with an annotation equal to its latency.
In the sequence N°5, we are in the situation where nb_transport_fw changes the phase of the transaction to END_REQ and at the same time the target calls begin_response_method with a delay equal to its latency. Therefore, the target injects payload in m_response_PEQ with an annotation equal to its latency and at the same time, it annotates request_accept_delay. The initiator will honor this constraint by calling wait () within the R/W function. This situation must not be confused with sequence N°3 where nb_transport_fw returns TLM_ACCEPTED.
Situations N°7 and N°8 are particular, since there are no calls of backward interface and R/W function deals directly with the target. In the first case, it is in charge to inject payload in m_end_response_PEQ. The delay annotated is the delay returned by nb_transport_fw plus response_accept_delay. In the second case, no injection in PEQ is needed, since transaction is completed. After calling nb_transport_fw, the R/W function just calls wait to fulfil a global delay equal to the target's latency plus response_accept_delay. 
VI. CONCLUSIONS
In this paper, we presented a structuring solution of SystemC codes according to the standard TLM-2. By the use of this library, we guarantee the interoperability of our models. We offered core-wrapper patterns and methods that: make a straight separation between functionality and communication within a module. We have enumerated all the valid sequence of TLM-2 and detailed means to insert timing constraints.
We believe that we have established a fairly detailed specification of the tool that will automatize the generation of our TL model
